What are the three major silicon manufacturing bottlenecks limiting GPU supply?

First, HBM memory is sold out, which we avoid by using SRAM. Second, TSMC's CoWoS packaging process is fully booked, which we do not use. Third, TSMC's 3-nanometer foundry space is highly congested, while we build our chips using their less constrained 5-nanometer process.